x86info-1.30-bp153.1.11 >
A `B;!M@eee)OzLq)ݎƜ1$//rWo,;@^s\gW 9kzGW1n50ݒoQ..*UC82|7ЉngH\r?<4ml:`A} kRRu* 7j~\}DJޠA%Hko`EMZ\hxʪ<$+MǀN/5iaG98938e5ff1ba7386f62eea325155be039219fd23 fb6a96abde2a117c08f2236b016d5f3e31cb0fbb84eed29f11b745b9744915b7 `B;!M@eee $`L)Bv9o䀴}cw;A# ŧ{ s8>،uvF k#%7϶ݭ
]DI9^ )tp)J
"**|cyjJ N1PdJsxArG*JC:
K)!AH Үa}F-NK_|uN wxؚOU$Wx - > p > ` ? P d
3 $ A J R l ~
$ @ X ( / 8 8
9 `
:
F G H I ( X 0 Y 8 \ X ] t ^ b ' c d 6 e ; f > l @ u T v p w x y z
L C x86info 1.30 bp153.1.11 Show x86 CPU Information Unlike other 'cpuinfo' tools which just parse /proc/cpuinfo, x86info
probes the CPU registers to find out more information. It can discover
the contents of model-specific registers, discover CPU silicon
revisions, and more. `B(lamb04 )*SUSE Linux Enterprise 15 SP3 openSUSE GPL-2.0 https://bugs.opensuse.org System/Monitoring http://www.codemonkey.org.uk/projects/x86info/ linux x86_64 i ] A큤 `B'`B'`B(XޕCXޕC`B'`B'0b3864bba330c9a6113388764d13e2d623c3bc3d243b511b2a3c7f32841abb55 03fe7c2328ade4b575648616a4c3ee7354d4c59f071849741008099da684d7eb 35676030d8883c319309cbc720a09b4f6774998e96c59ef5e9699676fb4de442 a5480ea6bf38559df09dbaaaaef1632b735229073dac473166d1780346a99ba8 ddf37dc8cd469bec81a55032f394df822162254539c4239eeea0c3671b23bce6 935072df62d0ee71f477a7d1cd6055a2d1db950bb681576ee7b560773b8f108f root root root root root root root root root root root root root root x86info-1.30-bp153.1.11.src.rpm x86info x86info(x86-64) @ @ @ @ @ @ @ @ @ @
libc.so.6()(64bit) libc.so.6(GLIBC_2.11)(64bit) libc.so.6(GLIBC_2.2.5)(64bit) libc.so.6(GLIBC_2.3)(64bit) libc.so.6(GLIBC_2.3.4)(64bit) libc.so.6(GLIBC_2.4)(64bit) libpci.so.3()(64bit) libpci.so.3(LIBPCI_3.0)(64bit) libpci.so.3(LIBPCI_3.3)(64bit) libpci.so.3(LIBPCI_3.5)(64bit) rpmlib(CompressedFileNames) rpmlib(FileDigests) rpmlib(PayloadFilesHavePrefix) rpmlib(PayloadIsXz) 3.0.4-1 4.6.0-1 4.0-1 5.2-1 4.14.1 Ym@U@T=@NWM@MWKzIwId@H"@fschnizlein@suse.com mpluskal@suse.com jengelh@inai.de trenn@suse.de trenn@novell.com trenn@suse.de trenn@novell.com bwalle@suse.de bbrunner@suse.de crrodriguez@suse.de - Update to HEAD (9501749231164135db25c72cbeb42bf32af1519b)
* Make it possible to statically link with libpci.
* Add another Nehalem variant
* Add exact steppings and complete list of all bloomfield cores.
* add Knights Mill Xeon Phi.
* - Add PREFETCHW instruction flag.
- Add Hardware Duty Cycling flag.
- Add HW-controlled performance states (HWP) flags.
* Add 0x64, 0xa0, 0xc3 and 0xc4 into DTLB_cache_table[].
* - Add Atom E3500.
- Add Atom X3-C3000 [Silvermont].
* Add NetBSD support. Note that NetBSD has not API to access MSR register from userland.
* handle null EBDA pointer.
* handle failure from enumerate_cpus - Update to 1.30
* no upstream changelog available
- Cleanup spec file with spec-clener - Use parallel build and remove ancient specfile tags and sections - Update to latest git version
- > 1.29 plus some more patches until
git commit aa57556f60c89eb84f65cb55e0215ff9be97dbec
Includes:
- Show boost state info on AMD
- Identify some more cpus
- ... - Update to version 1.28
Changelog (extracted git commit subjects, shortened):
Some more IDA decoding
Start decoding IDA
gather topology info per-cpu
Split intel info into basic/extended.
only display extended family/model if set
print out the BIOS programmed string by default too.
Also clarify which is x86info's guess.
put back some of the mptable verbose/silent code.
rename bluesmoke to machine_check
Split MSR-PM into thermal and performance
IA32_PERF_STATUS is model specific.
Dump APIC registers
Add and show info about virtual and physical address sizes
Decode MTRRphysBase and MTRRphysMask
use MB macro, like in the kernel
update cache descriptors
Decode MTRRcap and MTRRdefType registers
Make makenodes script more robust
Add an Atom variant
Add an Intel codename.
Add an atom ident.
Add some Nehalem core codenames.
Add Core i7 informational URL.
Report whether longnops are supported - Update to version 1.27
Changelog (extracted git commit subjects from 1.25-1.27):
only support topology parsing on intel for now
Factor out the topology printing code into its own routine
add more Intel CPUID flags
Add informational URL for Pentium III Dothan.
fix invalid usage of printf
cpuid.c: Use native cpuid call silently instead of failing
Remove the message about cpuid_up being inaccurate.
Makefile: Override dependency output file with -MF
Add additional Intel CPUID flags
x86info: show microcode patch level for AMD CPUs
x86info: identify newer AMD CPUs (e.g. Istanbul, Phenom II)
Don't specify any ld flags until the linking occurred.
Display register info when flag is unknown.
Additional flags and a little cleanup
Enhance descriptions for Intel feature flags.
ecx flags update patch
move get_cpu_info_basics() prior to get_feature_flags()
Full RELRO support. Because there's no reason not to.
improve the ht siblings text
Handle non-sequential socket numbers correctly.
Only calculate MHz on the first cpu, unless --all-cpus is passed.
remove extraneous space
discrimination between HT and dual-core.
Store the number of siblings.
delete core dumps with make clean
clean up the output for single cpu case.
Fix segfault by sizing the sockets array correctly.
correctly clear the sockets struct.
Make the output even more fancy.
print the MHz in the summary. Also change the summary text a little.
Clean up exit codes
Print out a summary footer.
Introduce a --debug switch, and hide some stuff behind it.
Print a summary of the information from topology discovery.
Make the new cpuid4 & cpuid_count functions take a cpu number
integer instead of a cpudata struct so they match the other cpuid
functions.
Intel CPU topology reworking.
PATCH: add support for new cpuid descriptors
fix up release to use new git syntax - Update to version 1.25
* Add submitted results from core2-duo-E2180
* Several compile fixes - Update to version 1.24
o Add Core i7 cache descriptors.
o Check for a minimum version of glibc, as the affinity calls
o Bump copyright
o Atom series 200
o Atom series 300
o Atom N270 series
o Add Atom.
o Add Nehalem.
o Ugh, decoding this lot is going to be a nightmare.
o Add some more quad-core2's
o Add Intel® Core™2 Extreme Processor QX9775
o Add all core2 quad definitions from 318727.pdf
o Warn on redundant declarations. Remove some duplicates.
o Add some extra warnings (missing declarations) and fix up a
bunch
o Fix up warnings. Add -Werror to catch new ones. - update to version 1.23 - use RPM_OPT_FLAGS
- update to version 1.21 (see ChangeLog for full list of changes) lamb04 1614999080 1.30-bp153.1.11 1.30-bp153.1.11 x86info lsmsr x86info README TODO x86info.1.gz lsmsr.8.gz /usr/bin/ /usr/sbin/ /usr/share/doc/packages/ /usr/share/doc/packages/x86info/ /usr/share/man/man1/ /usr/share/man/man8/ -fmessage-length=0 -grecord-gcc-switches -O2 -Wall -D_FORTIFY_SOURCE=2 -fstack-protector-strong -funwind-tables -fasynchronous-unwind-tables -fstack-clash-protection obs://build.opensuse.org/openSUSE:Backports:SLE-15-SP3/standard/8abfcd9e85355089f4402c9a54170134-x86info cpio xz 5 x86_64-suse-linux ELF 64-bit LSB shared object, x86-64, version 1 (SYSV), dynamically linked, interpreter /lib64/ld-linux-x86-64.so.2, BuildID[sha1]=44463b6abe38da26cc8267688c17e69caece4d81, for GNU/Linux 3.2.0, not stripped ELF 64-bit LSB shared object, x86-64, version 1 (SYSV), dynamically linked, interpreter /lib64/ld-linux-x86-64.so.2, BuildID[sha1]=d6c75ded68d78aab7e9501e3a7c767df0b719259, for GNU/Linux 3.2.0, not stripped directory ASCII text troff or preprocessor input, ASCII text (gzip compressed data, max compression, from Unix) R R R R R R R R R R R R R R wlчCkʍ utf-8 3acee7936f815cbfbef7ba504dc5384157c4197d75fada6fb2e2bc5fea43ab2b ? 7zXZ
! t/Pv]
crv9wHΗПqMsC{|B=u?o^fODtkr
݂ڷ$T-}?.KG٥><@q(\[_dw X
a1沟F'v8zA":2CtgEM!E'Q&өFj<ZX(sb 5e/z5xY$S\ٸrw2Wy`e~f9ƲkNbGُ`##_,i_F틸(mX1Ш1'hR,1>--Xݑ!<{ԿWc;rr1;!:>SpZĂ
{X*2iaO/E뫚LXnͱ8/G
Ac'Dqn&xQH69v|݅!1j(\8'6:i#su-p0UQ(EH6){֥>xmvpݬg!f@ZWL%<7
=
m S#qLi>ߎ?b,2dSp?ppW03:DTA@`>Bv.坉bB43Ib@yJ